|
|||||||
High
speed Cyclic Redundancy Check for USB
|
![]() |
S.R. Ruckmani received B.E. Degree in Electronics and Communication Engineering from Government College of Technology in the year 1991 and M.E from Bharathiyar University in 2001. She is having a teaching experience of 11 years. She is currently doing Ph.D in CIT. She has published 11 technical papers in national /international conferences and journals. She is a fellow member in System Society of India(SSI). Her special fields of interest are Digital Electronics, VLSI architecture of error correcting codes and System On Chip communication Protocols. |
![]() |
Dr.P.Anbalagan received B.E. Degree in Electrical and Electronics Engineering from Government College of Technology in the year 1973 and M.Sc(Engg.) from Madras University in 1977. He obtained Ph.D from Bharathiar University in the area of Digital Protection of Power Systems in the year 1994. He is having a teaching experience of 24 years. He is currently Professor and Head of EEE department in Coimbatore Institute of Technology. He has published 65 technical papers in national /international conferences and journals. He is a fellow member IE(India) and in System Society of India(SSI) and senior member of IEEE. His special fields of interest are Digital protection of power systems and Embedded Systems. |
BibTex:
@ARTICLE{P1180625005,
TITLE = { High Speed cyclic Redundancy Check for USB },
JOURNAL = {ICGST The International Journal on Digital Signal Processing, DSP},
YEAR = {2006},
VOLUME = {06},
ISSUE = {I},
PAGES = {45--50}
}
(
Full
paper, 569KB )
![]()
![]()